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A figure of merit I60 is proposed for sub-60mV/decade devices as the highest current where
the input characteristics exhibit a transition from sub- to super-60mV/decade behavior. For
sub-60mV/decade devices to be competitive with metal-oxide-semiconductor field-effect devices,
I60 has to be in the 1-10 lA/lm range. The best experimental tunnel field-effect transistors (TFETs)
in the literature only have an I60 of 6 103 lA=lm but using theoretical simulations, we show
that an I60 of up to 10lA=lm should be attainable. It is proven that the Schottky barrier FET
(SBFET) has a 60mV/decade subthreshold swing limit while combining a SBFET and a TFET does
improve performance.VC 2013 American Institute of Physics. [http://dx.doi.org/10.1063/1.4773521]
In the quest for low power devices, the metal-oxide-
semiconductor field-effect (MOSFET) subthreshold swing
(SS) limit, which measures 60mV/decade at room tempera-
ture, presents a major obstacle. This SS limitation has moti-
vated research towards transistor concepts which do not
exhibit a limit on their subthreshold swing. Examples of
devices without a 60mV/decade limit are the tunnel field-
effect transistor (TFET),1 the impact ionization MOS
(I-MOS),2 the superlattice source FET (SSFET),3 and the
ferroelectric gate FET (FEFET).4 We will refer to these devi-
ces as sub-60 devices.
Research towards sub-60 devices that can improve over
the MOSFET has lead to publications reporting either record
values of on-currents or record subthreshold swings of sub-
60 devices.5–9 But unfortunately, no good single figure of
merit for sub-60 devices is available, which makes it difficult
to compare different devices and assess the progress that is
being made. Furthermore, the lack of a figure of merit ham-
pers the identification of real candidates for the succession of
the MOSFET as a low power device.
In this paper, we propose a figure of merit for sub-60
devices (I60) accounting for both a good swing and a good
on-current. We show theoretical predictions of I60 for TFETs
and give an overview of experimentally obtained TFET val-
ues. We present a proof that the Schottky barrier FET
(SBFET) is not a sub-60 device and show that combining a
SBFET and a TFET does not improve sub-60 device per-
formance, contrary to previous claims.10 We also briefly dis-
cuss other sub-60 devices and their performance.
The new device figure of merit we propose here is the
highest source-drain current, I60, where the current exhibits a
transition from sub-60 to super-60 behavior with respect to
gate bias as illustrated in Figs. 1 and 2. The current at which
the transition from sub- to super-60 behavior takes place
changes with applied drain bias and typically improves as
drain bias is increased until it saturates to a maximal value
(I60) at large drain bias (Fig. 3). The useful current span will
typically be limited by another super-60 to sub-60 transition
at low source-drain current levels, induced by an ambipolar
current or a source-drain leakage current. By its definition,
I60 is independent of the workfunction of the gate metal and
I60 also does not rely on an arbitrary choice of a transistor
on- or off-current.
In order for sub-60 devices to be competitive with MOS-
FETs, I60 must ideally be only an order of magnitude below
the required on-state current and at least be significantly
larger than the required off-state current. A typical off-state
current requirement for MOSFETs is of the order of
104 lA=lm for low-standby power and 102 lA=lm for
low operating power applications, while on-currents well
exceeding 100 lA=lm are expected. In the MOSFET, the
current at the threshold voltage is usually 1lA=lm so to be
FIG. 1. Illustration of I60 in a direct semiconductor TFET with gate over the
source (Fig. 4) with Vds ¼ 0:4V. Current is calculated as outlined in
Ref. 11.
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competitive with MOSFETs, sub-60 devices with an I60 in
the range of 110 lA=lm are desired.
The most promising sub-60 device at the moment is the
TFET. The TFET relies on band-to-band tunneling and in a
n(p)TFET, the valence(conduction) band edge cuts off the
thermal carrier tail enabling sub-60 operation, which has been
experimentally proven for both the n- and pTFETs.8,9,12,13
The I60 of the experimental sub-60 TFET characteristics pre-
sented by Gandhi et al.8 is 2 106 lA=lm, for the charac-
teristics of Krishnamohan et al.5 105 lA=lm, for the
characteristics of Jeon et al.14 104 lA=lm, for the character-
istics of Ganjipour et al.12 105 lA=lm, for the characteristics
of Kim et al.15 3 105 lA=lm, and for the characteristics
of Dewey et al.13 3 103 lA=lm. The best TFETs in the lit-
erature show I60 ¼ 6 103 lA=lm for the nTFET
(Tomioka et al.16) and I60 ¼ 4 104 lA=lm the pTFET
(Gandhi et al.9).
I60 is not only affected by the intrinsic sub-60 capability
of a device but also by the maturity of the MOS technology.
Some TFETs with a promising on-current demonstrate a
high on-current but limited or no sub-60 behaviour, which is
attributed to either poor quality of the semiconductor-
dielectric interface or high bulk defect density. For these
devices, a simple determination of I60 is insufficient to assess
the promise of the prototype. Nevertheless, a device without
I60 or with a low I60 can only be considered promising if
there is a clear route towards an improved I60.
To get a theoretical estimate of the attainable values, we
assume a TFET configuration with its gate over the source as
schematically shown in Fig. 4. This configuration exhibits a
steeper subthreshold swing and therefore a higher drive cur-
rent for a given supply voltage than the same structure with
its gate extending over the channel.17 We use the approach
to calculate the current outlined in Ref. 11, where the current
is calculated by integrating the tunneling probability over all
available states, properly taking perpendicular momentum
into account, and weighing with the Fermi-Dirac distribution
determining occupation of the valence and the conduction
band. As shown in Fig. 5, for InAs and InSb, an I60 of
1 lA=lm is predicted at optimal doping while for materials
with a higher density of states, an I60 of 10 lA=lm should be
attainable motivating more research towards heterostructures
such as the InAs/Si combination.16,18,19
Another device which is investigated in the search for
sub-60 devices is the Schottky barrier FET, whose operation
is based on tunneling from a metal towards the conduction or
valence band of a semiconductor (Fig. 6). Contrary to the
TFET, the thermal tail of the carrier distribution is not cut
FIG. 3. Current level at the transition of sub-60 to super-60 behavior as a
function of Vds.
FIG. 4. Illustration of the TFET with the gate over the source only. A gate
length of 10 nm and effective oxide thickness (EOT) of 1 nm is used unless
specified otherwise.
FIG. 5. Theoretical calculation of I60 for different materials, different EOT,
and different density of states as a function of doping concentration for a
TFET with the gate over the source using Eqs. (1)–(5) from Ref. 11.
FIG. 2. Definition of I60: current for which the subthreshold swing equals
60mV/decade. Same TFET configuration as used in Fig. 1.
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off and ambiguity exists in the literature about whether the
SBFET is sub-60 or not.20,21 In the following paragraphs, we
present a rigorous proof that the SBFET SS cannot break the
60mV/decade limit. We use the ballistic current picture
(Eq. (2)) and the WKB approximation (Eq. (3)).
The subthreshold swing is defined by the ratio of the
current and the transconductance multiplied by log(10)
SS ¼ logð10Þ Ids dIds
dVgs
 1
: (1)
In the ballistic picture, the current is calculated from
Ids;SB ¼ 2q
h
ð
dE
2p
TSBðEÞðfLðEÞ  fRðEÞÞ (2)
with fL;RðEÞ the Fermi-Dirac distribution associated with the
left and the right side contact and in the WKB approxima-
tion, the tunneling probability can be calculated from
TSBðEÞ ¼ exp 2
ðl
0
dx
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
2mðUðxÞ  EÞ
h2
r !
; (3)
¼ expðFWKBðEÞÞ; (4)
where the tunneling probability reduces to 1 for energies
exceeding the top of the barrier. The transconductance for
the SBFET is given by
@Ids;SB
@Vgs
¼ 2q
h
ð
dE
2p
@TSBðEÞ
@Vgs
ðfLðEÞ  fRðEÞÞ: (5)
The derivative of the tunneling probability is determined by
the derivative of the argument of the exponential determin-
ing the tunneling probability
@FWKBðEÞ
@Vgs
¼ 2
@
ðl
0
dx
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
2mðUðxÞEÞ
h2
q
@Vgs
; (6)
¼ 2
ðl
0
dx
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
m
2h2ðUðxÞ  EÞ
s
@UðxÞ
@Vgs
: (7)
The tunnel path length is a function of the selected energy E,
at which the tunneling probability is calculated, and the
applied gate bias (Vgs) changing the potential energy U(x)
inside the SBFET. The change in potential inside the device
–U(x)/q can, however, never exceed the change in gate
potential Vgs. As a result, dUðxÞ=dðqVgsÞ  1 and
@FWKBðEÞ
@Vgs
 2q
ðl
0
dx
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
m
2h2ðUðxÞ  EÞ
s
(8)
¼ q dFWKBðEÞ
dE
: (9)
Substituting Eq. (9) into Eq. (5) using Eq. (4) yields
@Ids;SB
@Vgs
 2q
2
h
ð
dE
2p
dTSBðEÞ
dE
ðfLðEÞ  fRðEÞÞ; (10)
integration by parts results in
@Ids;SB
@Vgs
  2q
2
h
ð
dE
2p
TSBðEÞ dðfLðEÞ  fRðEÞÞ
dE
; (11)
and finally using the definition of the Fermi-Dirac distribu-
tion leads to
@Ids;SB
@Vgs
 2q
2
h
ð
dE
2p
TSBðEÞ fLðEÞ  fRðEÞ
kT
: (12)
Now using Eqs. (1) and (2) once again yields SS
 logð10ÞkT=q q.e.d.
A combination of a TFET and a high on-current SBFET
has been proposed as a solution to the low TFET on-cur-
rent.10 However, the combination of the TFET and the
SBFET can never have an average sub-60 swing and the off-
current is degraded with respect to the SBFET itself as illus-
trated in Fig. 7. Our figure of merit captures the lack of
improvement in sub-60 operation as I60 does not improve for
the TFET/SBFET combination.
The use of a ferro-electric gate material presents a possi-
ble way to obtain sub-60 behavior. Rusu et al.22 showed an
experimental demonstration of sub-60 behavior but did not
specify a normalized current. MOSFETs with a superlattice
source have been proposed as sub-60 devices3 but have not
been experimentally demonstrated yet.
I-MOS devices have experimentally been shown to ex-
hibit sub-60 behavior. However, I-MOS operates based on
FIG. 6. Illustration of the SBFET working principle for tunneling to the con-
duction band. The gate bias modulates the potential energy U(x) and the tun-
nel barrier length (l).
FIG. 7. Illustration of current of a SBFET þ TFET. Ion ¼ Ion;SBFET; Ioff
¼ maxðIoff;TFET; Ioff;SBFETÞ ¼ Ioff;TFET. SBFET þ TFET average swing is
limited to 60mV/decade.
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the principle of avalanching which means an electron in the
conduction band gains an energy larger than the bandgap
over a short distance, transfers this energy to a second elec-
tron, exciting this second electron from the valence band to
the conduction band. This means the I-MOS can only show
sub-60 behavior when the drain-source voltage exceeds the
bandgap. In I-MOS circuits, each I-MOS will have a voltage
drop of at least one bandgap, even in the on-state while the
voltage drop vanishes in MOSFETs and other sub-60 devices
in the on-state. The non-vanishing voltage drop is a major
disadvantage for I-MOS circuits and without the ability to
efficiently build circuits, the I-MOS cannot be considered a
possible candidate for future low-power applications.
In conclusion, we have proposed a new figure of merit
for sub-60 devices I60 which should be in the 110lA=lm
range to be competitive with conventional MOSFET tech-
nology. The TFET is currently the most promising sub-60
device although the best experimental TFET in the literature
only realizes an I60 of 6 103 lA=lm, falling short of the
MOSFET requirements. However, simulation shows that in
an optimized direct semiconductor TFET with its gate over
the source, an I60 of up to 10 lA=lm can be reached. The
SBFET was proven not to be a sub-60 device and a combina-
tion of a TFET and a SBFET does not present an improve-
ment. The I-MOS cannot be considered a successor for the
MOSFET while more experimental and theoretical results
are needed for the SSFET and the FEFET before their poten-
tial can be assessed.
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